Barkas:CPU block diagram.svg
Ukuran pratayang PNG ini dari berkas SVG ini: 260 × 360 piksel Résolusi liya: 173 × 240 piksel | 347 × 480 piksel | 555 × 768 piksel | 739 × 1.024 piksel | 1.479 × 2.048 piksel.
Berkas asli (Barkas SVG, nominal 260 × 360 piksel, gedhéning barkas: 10 KB)
Ringkesan
| Panyandra |
English: Block diagram of a hypothetical simple CPU, showing instruction fetch, decode, data registers, ALU, and memory interface, and major relationships.
Español: Diagrama de una hipotética y simple "Unidad Central de Proceso" (CPU), mostrando la captura de una instrucción y su decodificación, así como los registros de datos, la "Unidad Aritmético-Lógica" (ALU), la interfaz de memoria, y otras relaciones.
Italiano: Diagramma a blocchi semplificato di una CPU, dall'alto: il ricevitore di istruzioni, il decodificatore, i registri dati, l'unità aritmetico-logica (ALU); a destra è rappresentata l'interfaccia alla memoria. |
| Tanggal | 1 Juni 2006 (original upload date) |
| Sumber | Karya sendiri berdasarkan: CPU block diagram.png |
| Juru pangarang |
|
| SVG genesis |  Gambar vektor ini dibuat menggunakan Inkscape  This diagram uses translateable embedded text. |
Lisènsi
  
|
Barkas iki kalilakaké sangisoring palilah Creative Commons Atribusi-Andum Mèmper 3.0 Tanpa Adhaptasi. Subject to disclaimers. | |
| ||
| Tag lisènsi iki ditambahaké nèng berkas iki minangka bagéyané panganyaran lisènsi GFDL. |
|
Idih kawènèhaké saprelu nyalin, ngedum, lan/utawa ngowah layang iki manut bebaku Palilah Pilayang Bébas GNU, Angka 1.2 utawa angka luwih anyar sing dibabar Yeyasan Piranti Alus Bébas; tanpa Pérangan Invarian, tanpa Tulisan Samak Arep, lan tanpa Tulisan Samak Buri. Salinan palilah dirembug ing pérangan asesirah Palilah Pilayang Bébas GNU. Subject to disclaimers. |
Log unggah asli
The original description page was here. All following user names refer to en.wikipedia.
- 2007-04-12 03:48 R. S. Shaw 260×360× (10716 bytes) Revision removing rounded corners from ALU
- 2006-06-01 03:52 Booyabazooka 260×360× (12541 bytes) :''This vector image was converted from the original raster version: [[:Image:CPU block diagram.png]]'' ==Summary== Block diagram of a hypothetical simple CPU, showing instruction fetch, decode, data registers, ALU, and memory interface, and major relati
Sajarahing berkas
Klik ing tanggal/wektuné saprelu ndeleng rupané barkasé nalika tanggal iku.
| Tanggal/Wektu | Gambar cilik | Alang ujur | Naraguna | Tanggepan | |
|---|---|---|---|---|---|
| saiki | 13 Oktober 2012 14.32 | | 260 × 360 (10 KB) | OgreBot | (BOT): Uploading old version of file from en.wikipedia; originally uploaded on 2007-04-12 03:48:00 by R. S. Shaw |
| 12 Novèmber 2006 12.47 |  | 260 × 360 (12 KB) | German | {{Information |Description=Block diagram of a hypothetical simple CPU, showing instruction fetch, decode, data registers, ALU, and memory interface, and major relationships. |Source=http://en.wikipedia.org/wiki/Image:CPU_block_diagram.svg |Date=2006-06-01 |
Panggunaning berkas
2 kaca ing ngisor iki nganggo barkas iki:
Panggunané barkas sajagat
Wiki liya ngisor iki nganggo barkas iki:
- Kanggo ing ast.wikipedia.org
- Kanggo ing en.wikibooks.org
- Kanggo ing es.wikipedia.org
- Kanggo ing es.wikibooks.org
- Kanggo ing eu.wikipedia.org
- Kanggo ing fi.wikiversity.org
- Kanggo ing fr.wikipedia.org
- Kanggo ing it.wikipedia.org
- Kanggo ing pl.wikipedia.org
- Kanggo ing sv.wikipedia.org
